Specifications
Product Family
Leo Smart Memory Controller family — Leo X-Series and Leo 2 E-Series / P-Series
Announcement
Announced 15 September 2026 by Astera Labs (Nasdaq: ALAB)
Leo X-Series Role
Fabric-attached Smart Memory Controller supporting AI accelerator-side memory demand
Leo X Fabric Pairing
Designed to pair with Astera Labs Scorpio Smart Fabric Switches for scale-up GPU connectivity
Leo X Protocols
PCIe plus platform-specific protocols; no requirement for the accelerator to implement CXL.mem
Leo X Use Case
Dedicated memory tier for KV cache and agent context offload in agentic AI inference
Leo X Form Factor
A1000 PCIe Add-in Card (plus fabric-attached module options)
Leo 2 Host Interface
PCIe 6.0 x16 or dual x8 host connectivity
Leo 2 CXL Support
CXL 3.2 with backward compatibility to CXL 2.0 operation
Leo 2 E-Series Part
CM61654LE — 4-channel DDR5 at 2 DPC or 4-channel DDR4 at 3 DPC, 6400 / 3200 MT/s, 25 x 49 mm
Leo 2 E-Series Part
CM51652LE — 2-channel DDR5 at 2 DPC, 5600 MT/s, 27 x 27 mm
Generation Gain
Leo 2 doubles memory bandwidth and capacity versus the previous Leo generation
Capacity Per Expander
Qualified up to 768 GB of DDR4 or 4 TB of DDR5 behind a single expander
P-Series Differentiator
Adds memory pooling and sharing for rack-scale memory architectures
E-Series Differentiator
CPU-attached memory capacity expansion
Memory Types
DDR4 and DDR5 — allows cost-optimised DDR4 where bandwidth is secondary
Platform Fit
Hyperscale and AI platform providers building memory companion architectures
Observability
Supported by Astera Labs COSMOS software for datacentre memory observability
Overview
The memory wall has changed shape. Training runs are bounded by HBM capacity per accelerator, but long-context inference and multi-turn agentic sessions are bounded by something else: how much key-value cache and agent context the system can keep resident and reachable at low latency. Astera Labs' September 2026 Leo launch attacks that second problem directly.
Leo X-Series is the more consequential part. Instead of attaching DRAM to the CPU and letting the accelerator cross a host boundary to reach it, Leo X-Series attaches memory to the scale-up fabric itself — paired with Astera Labs Scorpio Smart Fabric Switches and using PCIe alongside platform-specific protocols. That gives GPU-to-KV-cache access a shorter, higher-bandwidth path than a CPU-attached expansion tier or an NVMe storage tier, and critically it works even when the accelerator does not implement CXL.mem.
Alongside it, the Leo 2 E-Series and P-Series extend CPU-attached memory expansion. Both add PCIe 6.0 x16 or dual x8 host links and CXL 3.2 support with CXL 2.0 backward compatibility, doubling bandwidth and capacity against the previous generation, with up to 768 GB of DDR4 or 4 TB of DDR5 qualified behind a single expander. The E-Series handles capacity expansion; the P-Series adds pooling and sharing for rack-scale memory. QS Compute supplies Leo controllers and the surrounding CXL infrastructure — contact us for part numbers, topology guidance and volume pricing.
Key Benefits
Memory where the accelerator is. Leo X-Series puts a dedicated KV-cache tier on the scale-up fabric instead of behind the CPU. No CXL.mem dependency. PCIe mode lets accelerators without CXL.mem support use fabric-attached memory. Double the previous generation. Leo 2 E and P-Series add PCIe 6, CXL 3.2, and up to 4 TB of DDR5 per expander.
Applications
Agentic AI inference and long-context LLM serving, KV-cache offload tiers, CPU-attached memory capacity expansion, rack-scale memory pooling and sharing, CXL memory appliances, and cost-optimised DDR4 memory tiers in AI servers.
Request a Quote — ASTERA LABS LEO X-SERIES AND LEO 2 E/P-SERIES — CXL SMART MEMORY CONTROLLERS
QS Compute — global B2B supply of AI computing hardware, edge AI systems and accelerators. Volume pricing, 15-day sample lead time.
Get Your Quote →