Specifications

Standard

JEDEC JESD330-4 — SPHBM4

Published

July 2026

Memory Basis

HBM4 DRAM stacks

External Interface

512-bit

HBM4 Interface (for comparison)

2048-bit

Substrate

Standard organic package substrate

Silicon Interposer

Not required

Bandwidth Class

HBM4-class memory bandwidth

Differentiator

Narrower interface at higher transfer rates

Packaging Enabler

Standard-package assembly flow

Primary Benefit

HBM4-class bandwidth without 2.5D interposer cost

Design Impact

Lower package cost and simpler board assembly

Target Platforms

Edge and mid-range AI inference accelerators

Ecosystem

HBM4 DRAM suppliers with standard-package assembly partners

Related Standard

JEDEC HBM4 (April 2025)

Supply Status

Specification published — silicon availability by vendor

Overview

SPHBM4 — Standard Package High Bandwidth Memory — is a JEDEC memory standard published in July 2026 as JESD330-4. It keeps the HBM4 DRAM stacks that already exist in volume supply and changes how they are connected to the host: instead of HBM4's 2048-bit interface, SPHBM4 exposes a 512-bit external interface running at higher transfer rates.

The engineering consequence of that narrower interface is the important part. HBM4-class bandwidth has historically required a silicon interposer to route a 2048-bit-wide bus between the memory stack and the accelerator die, and the interposer is a significant share of package cost and a constraint on package size and yield. By reducing the bus to 512 bits, SPHBM4 can be assembled on a standard organic package substrate using conventional assembly flows, with no interposer at all.

For edge and mid-range inference platforms, which frequently sit below the cost and power envelope where an interposer-based HBM4 package makes sense, SPHBM4 opens an option that did not previously exist: high-bandwidth memory at a standard-package price point. It is a packaging standard rather than a new DRAM, so HBM4 suppliers' existing stacks are the building block.

QS Compute supplies HBM and high-bandwidth memory products for AI accelerator designs, including HBM3E, HBM4 and HBM4E families. Contact us for availability and design-in support on SPHBM4-class memory as vendor silicon reaches the market.

Key Benefits

HBM4-class bandwidth without a silicon interposer — removes the single largest cost and yield penalty in a high-bandwidth package. 512-bit external interface instead of 2048-bit simplifies routing and package escape. Standard organic substrate assembly uses mainstream packaging capacity rather than scarce 2.5D interposer lines. Existing HBM4 DRAM stacks are the basis, so it inherits the HBM4 supply chain.

Applications

Edge AI inference accelerators, mid-range AI training cards, industrial and automotive AI modules, network-attached AI appliances, and any design that needs HBM4-class bandwidth but cannot absorb interposer cost.

Request a Quote — SPHBM4 — STANDARD PACKAGE HIGH BANDWIDTH MEMORY (JEDEC JESD330-4)

QS Compute — global B2B supply of AI computing hardware, edge AI systems and accelerators. Volume pricing, 15-day sample lead time.

Get Your Quote →

Related Products

Micron HBM4E High Bandwidth Memory SK hynix HBM4E 48GB 12-High HBM Samsung HBM4E 12-High 48GB